Cypress Computer Hardware CYV15G0100EQ User Manual

CYV15G0100EQ

Table 1. Pin Descriptions - CYV15G0100EQ Single Channel Cable Equalizer

Name

IO Characteristics Signal Description

Control Signals

CLI

Analog Output

LVTTL IO

Cable Length Indicator. CLI provides an analog voltage proportional to the equalized

cable length. CLI works at both SD-SDI and HD-SDI data rates.

CD/MUTE

Carrier Detect or Mute Indicator.

Output:

When the incoming data stream is present and the cable length does not exceed the length

that is set by MCLADJ, the CD/MUTE outputs a voltage less than 0.8V.

When the incoming data stream is not present or the cable length exceeds the length that

is set by MCLADJ, the CD/MUTE outputs a voltage greater than 2.8V.

Input:

When the CD/MUTE pin is set LOW, the equalizer’s differential serial outputs are not

muted.

When the CD/MUTE pin is set HIGH, the equalizer’s differential serial outputs are muted.

MCLADJ

BYPASS

Analog Input

LVTTL Input

Analog

Maximum Cable Length Adjust. The maximum equalized cable length is set by the

voltage applied to the MCLADJ input. When the maximum cable length set by MCLADJ

is reached, CD is driven high and the differential output is muted.

If MCLADJ functionality is not needed, then this pin should be left floating or tied to ground

to allow maximum equalized cable length.

MCLADJ works at both SD and HD data rates.

Equalizer Bypass. When BYPASS is set HIGH, the signal presented at the equalizer’s

differential serial inputs (SDI, SDI) is routed to the equalizer’s differential serial outputs

(SDO, SDO) without equalizing.

When BYPASS is set LOW, the incoming video data stream is equalized and presented

at the equalizer‘s serial differential outputs (SDO, SDO).

In equalizer bypass mode, CD/MUTE is not functional.

AGC±

Automatic Gain Control. Place a capacitor of 1 μF between the AGC± pins.

SDO, SDO

Differential

Output

Differential Serial Outputs. The equalized serial video data stream is presented at the

SDO/SDO differential serial CML output.

SDI, SDI

Differential

Input

Differential Serial Inputs. SDI/SDI accepts either a single-ended or differential serial

video data stream over 75Ω coaxial cable.

Power

VCC

Power

Gnd

+3.3V Power.

GND

Connect to Ground.

Document Number: 001-12520 Rev. **

Page 3 of 10

CYV15G0100EQ

Equalizer Operation

MCLADJ

The CYV15G0100EQ is a high speed adaptive cable equalizer

designed to equalize standard definition (SD) and high definition

(HD) serial digital interface (SDI) video data streams. The

CYV15G0100EQ equalizer is optimized to equalize up to 175m

of Canare L-5CFB and Belden 1694A cable at 270 Mbps and up

to 70m of Canare L-5CFB and Belden 1694A cable at 1.485

Gbps. The CYV15G0100EQ equalizer contains one power

supply and typically consumes 160 mW power at 3.3V. The multi

rate equalizer meets the SMPTE 259M, SMPTE 292M, SMPTE

344M, and DVB-ASI video standards. It meets all pathological

requirements for SMPTE 292M as defined by RP198 and for

SMPTE 259M as defined by RP178. The CYV15G0100EQ

Prosumer video cable equalizer is auto adaptive from 143 Mbps

to 1.485 Gbps.

Maximum Cable Length Adjust (MCLADJ) sets the approximate

maximum amount of cable to be equalized. MCLADJ works at

SD and HD data rates.

If the MCLADJ voltage is greater than the CLI output voltage, the

CD pin is driven HIGH and the outputs are muted. If the MCLADJ

voltage is less than CLI voltage, then the equalizer’s CD pin is

driven LOW and the incoming data stream is equalized. The

graph in Figure 2 on page 7 illustrates the voltage required at

MCLADJ input to equalize various Belden 1694A cable lengths

for SD and HD data rates.

If MCLADJ functionality is not needed, then this pin should be left

floating or tied to ground to allow maximum equalized cable

length.

The CYV15G0100EQ equalizer has variable gain and multiple

equalization stages that reverse the effects of the cable. This

equalization is achieved by separate regulation of the lower and

higher frequency components in the signal to give a clean output

eye diagram. The CYV15G0100EQ has DC restoration for

compensating the DC content of the SMPTE pathological

patterns.

CD/MUTE

Carrier Detect/MUTE (CD/MUTE) is a bidirectional pin that

provides an indication of the signal present at the equalizer’s

input or it controls the muting of the equalizer’s output. The

(CD/MUTE) operates for both HD and SD data rates.

If CD/MUTE is used as an output and the incoming data stream

is not present or the cable length exceeds the length that is set

by MCLADJ, the voltage at the CD/MUTE output is greater than

2.8V. If CD/MUTE is used as an output, the incoming data stream

is present and the cable length does not exceed the length that

is set by MCLADJ, then the voltage at the CD/MUTE output is

less than 0.8V.

SDI, SDI

The CYV15G0100EQ accepts single-ended or differential serial

video data streams over 75Ω coaxial cable. It is recommended

to AC couple the SDI and SDI inputs as they are internally biased

to 1.2V.

If CD/MUTE is used as an input and is set LOW, the equalizer

serial outputs are not muted. If the CD/MUTE is used as an input

and is set HIGH, then the equalizer serial outputs are muted.

SDO, SDO

The CYV15G0100EQ has differential serial output interface

drivers that use current mode logic (CML) drivers to provide

source matching for the transmission line. These outputs are

either AC coupled or DC coupled to the HOTLink II SerDes

device.

When an invalid signal or a signal transmitted with a launch

amplitude of less than 500 mV at HD data rates is received, the

equalizer’s serial outputs are muted.

BYPASS

CLI

The CYV15G0100EQ has a bypass mode that enables the user

to bypass the equalizer’s equalization and DC restoration

functions. When the bypass mode is set HIGH, the signal

presented at the equalizer’s differential serial inputs (SDI, SDI)

is routed to the equalizer’s differential serial outputs (SDO, SDO)

without equalizing.

Cable Length Indicator (CLI) is an analog output that gives an

output voltage proportional to the equalized cable length. CLI

gives an approximation of the length of cable at the differential

serial inputs (SDI, SDI). CLI works at high definition (HD) data

rates and standard definition (SD) data rates. The graph in

Figure 3 on page 7 illustrates the CLI output voltage at various

Belden 1694A cable lengths. With an increase in cable length,

CLI output voltage decreases.

When BYPASS is set LOW, the incoming video data stream is

equalized and presented at the equalizer‘s differential serial

outputs (SDO, SDO).

In equalizer bypass mode, CD/MUTE is not functional.

AGC

Place a capacitor of 1 μF between the AGC± pins of the

CYV15G0100EQ equalizer.

Document Number: 001-12520 Rev. **

Page 4 of 10

CYV15G0100EQ

Power Up Requirements

Maximum Ratings

The CYV15G0100EQ contains one power supply. The voltage

on any input or IO pin must not exceed the power pin during

power up.

Exceeding maximum ratings may shorten the useful life of the

device. These user guidelines are not tested.

Storage Temperature.................................. –65°C to +150°C

Ambient Temperature with

Power Applied ............................................ –55°C to +125°C

Operating Range

Ambient

Temperature

Range

Supply Voltage to Ground Potential................–0.5V to +3.8V

DC Voltage Applied to Outputs

in High Z State....................................... –0.5V to V + 0.5V

Commercial

0°C to +70°C

+3.3V ±5%

DC Input Voltage .....................................–0.5V to V +0.5V

Electro Static Discharge (ESD) HBM.......................> 2000 V

(JEDEC EIA/JESD-A114A)

Latch Up Current ....................................................> 200 mA

DC Electrical Characteristics

Parameter

Description

Test Conditions

Min

Typ

3.3

Max

3.465

190

Unit

Supply Voltage

–

3.135

125

[2]

Power Consumption

160

Supply Current

[1]

Output Common Mode Voltage

Load = 50Ω

–

–ΔV /2

SDO

= 2.9

–

CMOUT

Input Common Mode Voltage

(Bypass = High)

–

1.4

2.9

CMIN

Input Common Mode Voltage

(Bypass = Low)

–

CLI DC Voltage (0m)

–

2.2

1.5

2.65

1.9

1.3

0.72

–

2.95

2.3

CLI DC Voltage (No Signal)

Floating MCLADJ DC Voltage

[3]

MCLADJ Range

0.4

2.8

–

1.02

–

CD/MUTE Output Voltage

Carrier Not Present

Carrier Present

CD/MUTE(OH)

CD/MUTE(OL)

CD/MUTE

–

0.8

–

CD/MUTE Input Voltage Required to Min to Mute

2.5

–

Force Outputs to Mute

CD/MUTE Input Voltage Required to Max to Activate

Force Active

–

CD/MUTE

[1]

Notes

1. Production test.

2. Calculated results from production test.

3. Not tested. Based on characterization.

Document Number: 001-12520 Rev. **

Page 5 of 10

CYV15G0100EQ

AC Electrical Characteristics

Parameter

Description

Test Conditions

Min

Typ

Max

1485

1200

Unit

Mbps

[1]

–

Serial Input Data Rate

–

143

–

[5]

Input Voltage Swing

Single-ended, at the transmitter,

HD data rate

500

SDI

[6]

Input Voltage Swing

Single-ended, at the transmitter,

SD data rate

500

1200

ΔV

Output Voltage Swing

Differential , 50Ω load

450

700

950

–

SDO

p-p

–

Output Jitter for Various Cable

Lengths and Data Rates

270 Mbps

–

0.2

Belden 1694A: 0-175m

Canare L-5CFB: 0-175m

800 mV transmit amplitude

Equalizer pathological pattern

[1]

1.485 Gbps

–

0.25

–

Belden 1694A: 0-70m

Canare L-5CFB: 0-70m

800 mV transmit amplitude

Equalizer pathological pattern

–

Output Rise/Fall Time

20% - 80%, HD data rate

–

120

–

220

350

–

Output Rise/Fall Time

20% - 80%, SD data rate

Mismatch in Rise/Fall Time

–

HD color bar pattern

–

Duty Cycle Distortion

–

Overshoot

–

[3]

Input Return Loss

–

-15

–

kΩ

[3, 4]

Input Resistance

Single-ended

2.5

–

Input Capacitance

–

Output Resistance

–

Notes

4. Not tested. Guaranteed by design simulations.

5. Based on characterization across temperature and voltage with 70m of Belden 1694A cable, transmitting SMPTE Equalizer Pathological Test Pattern.

6. Based on characterization across temperature and voltage with 175m of Belden 1694A cable, transmitting SMPTE Equalizer Pathological Test Pattern.

Document Number: 001-12520 Rev. **

Page 6 of 10

CYV15G0100EQ

Typical Performance Graphs

(Unless otherwise stated, V = 3.3V, T = 25°C)

Figure 2. MCLADJ Input Voltage vs Belden 1694A Cable Length at SD-SDI and HD-SDI Data Rates

2.7

2.65

2.6

2.55

2.5

2.45

2.4

2.35

2.3

100

125

150

175

CABLE LENGTH (m)

Figure 3. CLI Output Voltage Vs Belden 1694A Cable Length at SD-SDI and HD-SDI Data Rates

2.7

2.65

2.6

2.55

2.5

2.45

2.4

2.35

2.3

100

125

150

175

CABLE LENGTH (m)

Document Number: 001-12520 Rev. **

Page 7 of 10

CYV15G0100EQ

Typical Application Circuit

Figure 4. Interfacing CYV15G0100EQ to the HOTLink II SerDes

C D / M U T E

C L I

C12

+3.3V

C10

0.01 μF

0. 01 μF

LFI

RXLE

SDASEL

LPEN

BNC JACK

RXD7

RXD6

RXD5

RXD4

RXD3

RXD2

RXD1

RXD0

RXOP

RXST2

RXST1

RXST0

RXCLK+

R16

1 μF

C15

C16

C D / M U T E

75Ω

C L I

V C C

V E E

S D I

INSEL

V C C

V E E

S D O

75 Ω

IN1+

2 Z₀

R18

S D O

S D I

6.4 n H

IN1

−

V E E

M C L A D J

A G C +

FRAMCHAR

RFEN

B Y P A S S

A G C

−

37.4 Ω

75 Ω

1 μF

C11

RFMODE

DECMODE

RXCKSEL

RXMODE

RXRATE

R15

R14

CYV15G0100EQ

RXCLK

−

RXCLKC+

M C L A D J

CYV15G0101DXB

Document Number: 001-12520 Rev. **

Page 8 of 10

CYV15G0100EQ

Ordering Information

Operating

Range

Ordering Code

Package Name

Package Type

CYV15G0100EQ-SXC

SZ16.15

Pb-free 16-Pin 150 Mil SOIC

0 to 70°C

Package Dimension

Figure 5. 16-Pin (150 Mil) SOIC S16.15

0). ꢀ )$

ꢂ

ꢀ

$)-%.3)/.3 ). ).#(%3;--= -).ꢅ

-!8ꢅ

2%&%2%.#% *%$%# -3ꢋꢁꢀꢆ

ꢁꢅꢀꢈꢁ;ꢇꢅꢂꢀꢁ=

ꢁꢅꢀꢈꢊ;ꢇꢅꢃꢂꢊ=

0!#+!'% 7%)'(4 ꢁꢅꢀꢈGMS

ꢁꢅꢆꢇꢁ;ꢈꢅꢂꢉꢆ=

ꢁꢅꢆꢉꢉ;ꢄꢅꢀꢃꢊ=

0!24 ꢌ

3ꢀꢄꢅꢀꢈ

34!.$!2$ 0+'ꢅ

3:ꢀꢄꢅꢀꢈ ,%!$ &2%% 0+'ꢅ

ꢃ

ꢀꢄ

ꢁꢅꢁꢀꢁ;ꢁꢅꢆꢈꢉ=

ꢁꢅꢁꢀꢄ;ꢁꢅꢉꢁꢄ=

8 ꢉꢈ²

ꢁꢅꢇꢂꢄ;ꢃꢅꢂꢁꢉ=

ꢁꢅꢇꢃꢇ;ꢃꢅꢃꢂꢆ=

3%!4).' 0,!.%

ꢁꢅꢁꢄꢀ;ꢀꢅꢈꢉꢃ=

ꢁꢅꢁꢄꢂ;ꢀꢅꢊꢆꢊ=

ꢁꢅꢁꢁꢉ;ꢁꢅꢀꢁꢆ=

ꢁꢅꢁꢈꢁ;ꢀꢅꢆꢊꢁ=

ꢁꢅꢁꢁꢊꢈ;ꢁꢅꢀꢃꢁ=

ꢁꢅꢁꢁꢃꢂ;ꢁꢅꢆꢉꢃ=

ꢁꢅꢁꢀꢄ;ꢁꢅꢉꢁꢄ=

ꢁꢅꢁꢇꢈ;ꢁꢅꢂꢂꢃ=

"3#

ꢁ²^ꢂ²

ꢁꢅꢁꢀꢇꢂ;ꢁꢅꢇꢈꢁ=

ꢁꢅꢁꢁꢉ;ꢁꢅꢀꢁꢆ=

ꢁꢅꢁꢁꢃꢂ;ꢁꢅꢆꢉꢃ=

ꢁꢅꢁꢀꢃꢆ;ꢁꢅꢉꢂꢊ=

51-85068-*B

Document Number: 001-12520 Rev. **

Page 9 of 10

CYV15G0100EQ

Document History Page

Document Title: CYV15G0100EQ Prosumer Video Cable Equalizer

Document Number: 001-12520

ISSUE

DATE

ORIG. OF

CHANGE

REV.

ECN NO.

DESCRIPTION OF CHANGE

1396423

SEE ECN

UKK/AESA

New datasheet

circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical,

life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical

components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems

application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign),

United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of,

and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress

integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without

the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES

OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not

assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where

a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress’ product in a life-support systems application implies that the manufacturer

assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-12520 Rev. **

Revised October 25, 2007

Page 10 of 10

PSoC Designer™, Programmable System-on-Chip™, and PSoC Express™ are trademarks and PSoC® is a registered trademark of Cypress Semiconductor Corp. All other trademarks or registered

trademarks referenced herein are property of the respective corporations. Purchase of I C components from Cypress or one of its sublicensed Associated Companies conveys a license under the

Philips I C Patent Rights to use these components in an I C system, provided that the system conforms to the I C Standard Specification as defined by Philips. HOTLink II is a trademark of Cypress

Semiconductor Corp. All other trademarks or registered trademarks referenced herein are property of the respective corporations. All products and company names mentioned in this document may

be the trademarks of their respective holders.